





Copyright © SSL All right.
This document may not be
reproduced in any form w
written permission of SS


Rev.	Date	Detail
0	02/04	PROTOTYPE

Title 82E195
PROGRAMMING OUTPUTS
MICROPROCESSOR
Drg.No. T82E195.70

Solid State L



Rev.	Date	Chkd	Details
0	5.85		REDRAWN V8.
1	09/85		IN '1C' TOP OF R108 TO 50, PROGRAMME R INPUT. NOT 23, PROGRAMME R MONITOR O/P. N.W.




ASSY REV N° 1




Title
PROGRAMME OUTPUTS
AND MONITOR BUFFERS


Drg. No. T82195-70

Solid State Logic
8-21



SOURCE
IS MONO





Copyright © SSL All rights reserved.
This document may not be
reproduced in any form without the
written permission of SSL

Rev.	Date	Details
0	4.84	PROTOTYPE
6.85		REDRAWN V.B.

Title	LOGIC
Drg.No.	T82195-71
Solid State Logic	
8-22	

